ication No.	Applicant(s)
ng 070	MORIOKA, MAKOTO
	Art Unit
- \/ Tea-	2627
g V. Tran	2021
er appropriate comm This application is	ith the correspondence address n this application. If not included nunication will be mailed in due course. THIS subject to withdrawal from issue at the initia
<u>24/04</u> .	
5 U.S.C. § 119(a)-(d)	or (f).
received.	•
received in Applicati	ion No
nts have been receive	ed in this national stage application from the
of this application.	le a reply complying with the requirements
Note the attached Exson(s) why the oath	KAMINER'S AMENDMENT or NOTICE OF or declaration is deficient.
submitted.	
Patent Drawing Review	ew (PTO-948) attached
	•
	or in the Office action of
) should be written on ader according to 37 (the drawings in the front (not the back) of CFR 1.121(d).
BIOLOGICAL MA	TERIAL must be submitted. Note the BIOLOGICAL MATERIAL.
•	
	I formal Datast Application
	Informal Patent Application
	Summary (PTO-413), lo./Mail Date
7. 🔲 Examine	r's Amendment/Comment
8. X Examine	r's Statement of Reasons for Allowance
- -	
9.	
	er appropriate common. This application is MPEP 1308. 24/04. 5 U.S.C. § 119(a)-(d) received. received in Application to find the attached Expension why the path submitted. Patent Drawing Reviews and the submitted of the attached Expension of the submitted. BIOLOGICAL MATHE DEPOSIT OF EXPENSION OF EXAMINE TO SERVICE OF EXAMINE OF EXAMINE TO SERVICE OF EXAMINE TO SERVICE OF EXAMINE OF EXAMINE TO SERVICE OF EXAMINE

Application/Control Number: 10/808,079

Art Unit: 2627

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: claims 1-20 are 1. allowed over the prior art of record because the all of references of the prior art, considered alone or in combination, fails to suggest or fairly teach a write strategy circuit for capturing input data to be written on an optical disk including a combination of: a strategy clock generator configured to generate a strategy clock signal by multiplying a frequency of a channel clock signal; a phase controller configured to produce a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal; a data capturing circuit configured to capture the input data in synchronization with the capturing channel clock signal; a phase determination circuit configured to determine whether a length of the input data corresponds to a predetermined value; and a strategy correction circuit configured to apply a predetermined strategy correction to the input data based on the strategy clock signal, wherein the phase controller controls the phase of the channel clock signal according to a determination result of the phase determination circuit, as recited in claim 1; or a write strategy method for capturing input data to be written on an optical disk including a combination of steps: first generating a strategy clock signal by multiplying a frequency of a channel clock signal; first producing a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal; capturing the input data in synchronization with the capturing channel clock signal; determining whether a length of the input data corresponds to a predetermined value; and applying a predetermined strategy correction to the input data based on the strategy clock signal, wherein the first producing step controls the phase of the channel clock signal according to a determination result of the determining step, as recited in claim 6; or Application/Control Number: 10/808,079

Art Unit: 2627

a write strategy circuit for capturing input data to be written on an optical disk includes a combination of: first generating means for generating a strategy clock signal by multiplying a frequency of a channel clock signal; first producing means for producing a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal; means for capturing the input data in synchronization with the capturing channel clock signal; determining means for determining whether a length of the input data corresponds to a predetermined value; and means for applying a predetermine strategy correction to the input data based on the strategy clock signal, wherein the first producing means controls the phase of the channel clock signal according to a determination result of the determining means, as recited in claim 11; or an optical disk apparatus for capturing input data to be written on an optical disk including a combination of: a write strategy circuit including: a strategy clock generator configured to generate a strategy clock signal by multiplying a frequency of a channel clock signal; a phase controller configured to produce a capturing channel clock signal by controlling a phase of the channel clock signal in synchronization with the strategy clock signal; a data capturing circuit configured to capture the input data in synchronization with the capturing channel clock signal; a phase determination circuit configured to determine whether a length of the input data corresponds to a predetermined value; and a strategy correction circuit configured to apply a predetermined strategy correction to the input data based on the strategy clock signal, wherein the phase controller controls the phase of the channel clock signal according to a determination result of the phase determination circuit, as recited in claim 16. Claims 2-5, 7-10, 12-15, 17-20 are allowed with their respective parent claim.

Application/Control Number: 10/808,079

Art Unit: 2627

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

CITED REFERENCES

- 2. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited references relate to an optical apparatus having a write strategy circuit for processing data to be recorded on an optical recording medium.
- 3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thang V. Tran whose telephone number is (571) 272-7595. The examiner can normally be reached on M-F 9:30AM-6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nguyen Hoa can be reached on (571) 272-7579. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Thang W. Tran
Primary Examiner
Art Unit 2627